

# HS103 / HS203 SUPERCAPACITOR

## Datasheet Rev4.0, September 2015

This Datasheet should be read in conjunction with the CAP-XX Supercapacitors Product Guide which contains information common to our product lines.

### Electrical Specifications

The HS103 is a single cell supercapacitor. The HS203 is a dual cell supercapacitor with two HS103 cells in series, so HS203 capacitance = Capacitance of HS103/2 and HS203 ESR = 2 x HS103 ESR.

**Table 1: Absolute Maximum Ratings**

Parameter	Name		Conditions	Min	Typical	Max	Units
Terminal Voltage	V <sub>peak</sub>	HS103		0		2.9	V
		HS203				5.8	
Temperature	T <sub>max</sub>			-40		+85	°C

**Table 2: Electrical Characteristics**

Parameter	Name		Conditions	Min	Typical	Max	Units
Terminal Voltage	V <sub>n</sub>	HS103		0		2.75	V
		HS203		0		5.5	
Capacitance	C	HS103	DC, 23°C	400	500	600	mF
		HS203		200	250	300	
ESR	ESR	HS103	DC, 23°C	21	26	31	mΩ
		HS203		40	50	60	
Leakage Current	I <sub>L</sub>		2.75V, 23°C 120hrs		1	2	μA
RMS Current	I <sub>RMS</sub>		23°C			6.3	A
Peak Current <sup>1</sup>	I <sub>P</sub>		23°C			30	A


<sup>1</sup>Non-repetitive current, single pulse to discharge fully charged supercapacitor.

**Table 3: Thickness**

HS103F	1.0mm	No adhesive tape on underside of the supercapacitor	HS103G	1.1 mm	Adhesive tape on underside, release tape removed
HS203F	2.0mm		HS203G	2.1mm	

## Definition of Terms

In its simplest form, the Equivalent Series Resistance (ESR) of a capacitor is the real part of the complex impedance. In the time domain, it can be found by applying a step discharge current to a charged cell as in Fig. 1. In this figure, the supercapacitor is pre-charged and then discharged with a current pulse,  $I = 1A$  for duration 0.01 sec.




**Figure 1: Effective capacitance, instantaneous capacitance and ESR for an HS203**

The ESR is found by dividing the instantaneous voltage step ( $\Delta V$ ) by  $I$ . In this example =  $(5.49V - 5.45V)/1A = 40m\Omega$ .

The instantaneous capacitance ( $C_i$ ) can be found by taking the inverse of the derivative of the voltage, and multiplying it by  $I$ .

The effective capacitance for a pulse of duration  $\Delta t_n$ ,  $C_e(\Delta t_n)$  is found by dividing the total charge removed from the capacitor ( $\Delta Q_n$ ) by the voltage lost by the capacitor ( $\Delta V_n$ ). For constant current  $C_e(\Delta t_n) = I \times \Delta t_n / \Delta V_n$ .  $C_e$  increases as the pulse width increases and tends to the DC capacitance value as the pulse width becomes very long (~10 secs). After 2msecs, Fig 1 shows the voltage drop  $V_{2ms} = (5.45V - 5.416V) = 34mV$ . Therefore  $C_e(2ms) = 1A \times 2ms / 34mV = 58.8mF$ . After 10ms, the voltage drop =  $5.45V - 5.376V = 74mV$ . Therefore  $C_e(10ms) = 1A \times 10ms / 74mV = 135mF$ . The DC capacitance of an HS203 = 0.25 F. Note that  $\Delta V$ , or IR drop, is not included because very little charge is removed from the capacitor during this time.  $C_e$  shows the time response of the capacitor and it is useful for predicting circuit behavior in pulsed applications.


## Measurement of DC Capacitance



**Fig 2: Measurement of DC Capacitance for an HS203**

Fig 2 shows the measurement of DC capacitance by drawing a constant 100mA current from a fully charged supercapacitor and measuring the time taken to discharge from 1.5V to 0.5V for a single cell, or from 3V to 1V for a dual cell supercapacitor. In this case,  $C = 0.1A \times 5.71s / 2V = 285.5mF$ , which is well within the 0.25F +/- 20% tolerance for an HS203 cell.


## Measurement of ESR



**Fig 3: Measurement of ESR for an HS203**


Fig 3 shows DC measurement of ESR by applying a step load current to the supercapacitor and measuring the resulting voltage drop. CAP-XX waits for a delay of 50μs after the step current is applied to ensure the voltage and current have settled. In this case the ESR is measured as  $50mV/1.A = 50m\Omega$ .

## Effective Capacitance



**Figure 4: Effective Capacitance**

Fig 4 shows the effective capacitance for the HS103, HS203 @ 23°C. This shows that for a 1msec PW, you will measure 17.5% of DC capacitance or 87.5mF for an HS103 or 43.8mF for an HS203. At 10msecs you will measure 50% of the DC capacitance, and at 100msecs you will measure 80% of DC capacitance. Effective is a time domain representation of the supercapacitor's frequency response. If, for example, you were calculating the voltage drop if the supercapacitor was supporting 1A for 10msecs, then you would use the  $C_{eff}(10msecs) = 50\%$  of DC capacitance = 125mF for an HS203, so  $V_{drop} = 1A \times ESR + 1A \times \text{duration}/C = 1A \times 50m\Omega + 1A \times 10ms / 125mF = 130mV$ . The next section on pulse response shows how the effective capacitance is sufficient for even short pulse widths.



**Fig 5: HS203 Pulse Response with GPRS Class 10 Pulse Train**

## Pulse Response

Fig 5 shows that the HS203 supercapacitor does an excellent job supporting a GPRS class 10 pulse train, drawing 1.8A for 1.1ms at 25% duty cycle. The source is current limited to 0.6A and the supercapacitor provides the 1.2A difference to achieve the peak current. At first glance the freq response of Fig 8 indicates the supercapacitor would not support a 1ms pulse, but the  $C_{eff}$  of 43.8mF coupled with the low ESR supports this pulse train with only ~100mV droop in the supply rail.

## DC Capacitance variation with temperature




Figure 6: Capacitance change with temperature

Fig 6 shows that DC capacitance is approximately constant with temperature.

## ESR variation with temperature




Figure 7: ESR change with temperature

Fig 7 shows that ESR at -40°C is ~2.1x ESR at room temp, and that ESR at 70°C is ~0.8 x ESR at room temperature.

## Frequency Response

HS103 Magnitude and Phase vs. Frequency




Fig 8: Frequency Response of Impedance (biased at 2.7V with a 50mV test signal)

HS103 ESR, Capacitance and Inductance vs. Frequency





Fig 9: Frequency Response of ESR, Capacitance & Inductance

Fig 8 shows the supercapacitor behaves as an ideal capacitor until approx 7 Hz when the magnitude no longer rolls off proportionally to  $1/\text{freq}$  and the phase crosses  $-45^\circ$ . Performance of supercapacitors with frequency is complex and the best predictor of performance is Fig 4 showing effective capacitance as a function of pulsewidth.


## Leakage Current



**Fig 10: Leakage Current**

Fig 10 shows the leakage current for HS103 at room temperature. The leakage current decays over time, and the equilibrium value leakage current will be reached after ~120hrs at room temperature. The typical equilibrium leakage current is 1µA at room temperature. At 70°C leakage current will be ~5µA.


## Charge Current



**Fig 11: Charging an HS103 with low current**

The corollary to the slow decay in leakage currents shown in Fig 10 is that charging a supercapacitor at very low currents takes longer than theory predicts. At higher charge currents, the charge rate is as theory predicts. For example, it should take  $0.5F \times 2.4V / 0.00005A = 6.7hrs$  to charge a 0.5 F supercapacitor to 2.4V at 50µA, but Fig 11 shows it took 17hrs. At 200µA charging occurs at a rate close to the theoretical rate.

## RMS Current



**Fig 12: Temperature rise in HS203 with RMS current**

Continuous current flow into/out of the supercap will cause self heating, which limits the maximum continuous current the supercapacitor can handle. This is measured by a current square wave with 50% duty cycle, charging the supercapacitor to rated voltage at a constant current, then discharging the supercapacitor to half rated voltage at the same constant current value. For a square wave with 50% duty cycle, the RMS current is the same as the current amplitude. Fig 12 shows the increase in temperature as a function of RMS current. From this, the maximum RMS current in an application can be calculated, for example, if the ambient temperature is 40°C, and the maximum desired temperature for the supercapacitor is 70°C, then the maximum RMS current should be limited to 4.5A, which causes a 30°C temperature increase.

## CAP-XX Supercapacitors Product Guide

Refer to the package drawings in the CAP-XX Supercapacitors Product Guide for detailed information of the product's dimensions, PCB landing placements, active areas and electrical connections.

Refer to the CAP-XX Supercapacitors Product Guide for information on endurance and shelf life, transportation and storage, assembly and soldering, safety and RoHS/EREACH certification.